th International Symposium on Microarchitecture MICRO - 45
نویسندگان
چکیده
As a promising nonvolatile memory technology, Phase Change Memory (PCM) has many advantages over traditional DRAM. Multilevel Cell PCM (MLC) has the benefit of increased memory capacity with low fabrication cost. Due to high per-cell write power and long write latency, MLC PCM requires careful power management to ensure write reliability. Unfortunately, existing power management schemes applied to MLC PCM result in low write throughput and large performance degradation. In this paper, we propose Fine-grained write Power Budgeting (FPB) for MLC PCM. We first identify two major problems for MLC write operations: (i) managing write power without consideration of the iterative write process used by MLC is overly pessimistic; (ii) a heavily written (hot) chip may block the memory from accepting further writes due to chip power restrictions, although most chips may be available. To address these problems, we propose two FPB schemes. First, FPB-IPM observes a global power budget and regulates power across write iterations according to the step-down power demand of each iteration. Second, FPB-GCP integrates a global charge pump on a DIMM to boost power for hot PCM chips while staying within the global power budget. Our experimental results show that these techniques achieve significant improvement on write throughput and system performance. Our schemes also interact positively with PCM effective read latency reduction techniques, such as write cancellation, write pausing and write truncation.
منابع مشابه
Hot Interconnects and Debates on Computer Architecture Research Directions
......Welcome to the July/August 2016 issue, which contains two special features—articles on hot interconnects and debates on computer architecture research directions. The IEEE Symposium on High Performance Interconnects has a 20-plusyear history of being a premier academic venue for the debut of the latest highperformance networking hardware. Of specific interest to IEEE Micro’s readership ar...
متن کاملAppears in the 36 th International Symposium on Microarchitecture (MICRO-36 2003)
Silicon technology will continue to provide an exponential increase in the availability of raw transistors. Effectively translating this resource into application performance, however, is an open challenge. Ever increasing wire-delay relative to switching speed and the exponential cost of circuit complexity make simply scaling up existing processor designs futile. In this paper, we present an a...
متن کاملThe 2014 MICRO Test of Time Award Winners: From 1978 to 1992
......As you may know, the International Symposium on Microarchitecture (MICRO)—the flagship microarchitecture conference, and a premier computer architecture conference for nearly five decades—selected 10 papers as recipients of the first set of MICRO Test of Time (ToT) Awards in December 2014. We announced the winning papers and described the selection process in the March/April 2015 issue of...
متن کاملThe 2014 MICRO Test of Time Award Winners : From 1978 to 1992 ONUR
......As you may know, the International Symposium on Microarchitecture (MICRO)—the flagship microarchitecture conference, and a premier computer architecture conference for nearly five decades—selected 10 papers as recipients of the first set of MICRO Test of Time (ToT) Awards in December 2014. We announced the winning papers and described the selection process in the March/April 2015 issue of...
متن کامل